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1.0 SUMMARY
The objective of this work was to develop a fast recovery 7000 volt,
150 ampere silicon diode as specified by NASA Contract NAS3-23280, dated
March 12, 1952.
To meet the specifications of this contract, a PIN diffused structure
was used. A positive bevel mesa structure with glass passiv€ction was used
for junction termination. This structure produced reverse 'blocking voltages
close to the theoretical limit of the starting material.
Gold diffusion was used for lifetime control, a change from the previous
work, NASA Contract NAS3-22539, which used electron irradiation. Gold
diffusion resulted in faster switching speeds for a given forward voltage.
Metallization used for contacting the anode and cathode areas were of
a tri-metal composition, which allows solder reflow assembly.
The devices were encapsulated in DO-8 diode packages. Processing
details and device electrical performance are presented in the following
sections.
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The NASA requirement in avionic systems for electrical power beyond
the ten kilowatt level requires ehe use of a fast-switching, high voltage,
high current transistor.
The use of a Fast switching, high voltage, high current power transistor
necessitates a fast switching, high voltage diode with equivalent power
capability of the transistor.
The reverse recovery time of the diode would have to be shorter than
that of the transistor by a factor of two in order to protect the transistor.
Diodes with these characteristics are used in snubber networks, as
freewheeling diodes in inverter circuits and as rectifiers in high frequency
power conversion equipment.
This combination of fast switch speed and high voltage required by the
NASA specification is in the realm of the state-of-the-art of power semi-
conductor device fabrication.
The NASA requirement for such a high voltage, fast-switching diode is
also a requirement for the industrial electronics market.
Specific: applications are in electric vehicle motor drives, and both
AC and DC motor controllers. The 1000 volt capability of the diode will have
an application in industrial motor controllers where the bus line voltages
are 480 volts. At the present time, two fast switching low voltage parts
must be used in series to achieve the 1000 volt requirement and speed
requirement at the expense of switching efficiency.
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Diodes fabricated under this contract will bo uti liZed in Ac motor
controller inverter circuits operating
 from 480 volt lines.
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3.0 DWICN DESIGN
3.1 Strums
The device is fabricated from 35 R cm thermal neutron transmutation
n-type doped, float zone silicon. Float zone ailicon exhibits high minority
carrier lifetime and low oxygen and carbon content. Neutron transmutation
doping involves the nuclear conversion of silicon atoms into phosphorus
dopant atoms by exposing (intrinsic; silicon to a flux of thermal Neutrons
in a nuclear reactor core. The nuclear reaction is si3O + n r, pal + e-.is
The silicon isotope S1 3O
 absorbs a thermal neutron and becomes S13l, S13l
is unstable and emits an electron to become P31. This technique allows
'.	 the fabrication of n-doped float zone silicon of extreme homogenity, I.e.,
small radial variations and reduced striations (resistivity microvariations);
a result impossible by any of the other growing and doping methods. Low
resistivity variations across the wafer minimizes the wafer thickness
required as a function of the resistivity and the intrinsic layer minority
carrier lifetime.
Terminating the p -n junction with a glass-passivated positive bevel
moat allows the use of material with a relatively low resistivity level.
The use of this material improves the trade-offs between blocking voltage,
forward voltage drop and switch time.
The diode junction structure consists of a deep diffused P + anode and
a shallow, high concentration N +
 cathode. See Vigure 1. The structure
allows for higher carrier injection into the low concentration intrinsic
i
layer from both the anode and the cathode.
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Figure 1 Surface Structure
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High level double injection provides a lower on-state potential (V F) than
either single injection or low .Level :bipolar injection. The P +-N junction
terminates on a positive bevel wall of a moat that also defines the junction
area of the device. Llgh temperature hard glass, deposited in the moat
during wafer processing, provides the required junction passivation.
Another factor affecting the forward voltage drop (V F ) is the active
area of -the device. To maximize the device area within the limits of a
DO-8 package, a hexagonal geometry is employed. The contact is circular,
and the moat is hexagonal. See Figure 2. The entire area within the moat
will be active. The current density at 150 amperes is 150 A/1.53 cm2 =
98.0 A/cm2.
3.2 Voltage Requirements
From previous device design calculations and diffused junction impurity
profile evaluation data, as reported in NASA Report Number CR-165411, the
following parameters have been established to fabricate the device:
pg starting material resistivity = 35 P cm
Ng = background impurity cone. = 1.5 x 10 14 atoms/em3
Nop = anode surface impurity conc. = 2.5 x 10 19 atoms/cm3
Xjp = p+ anode junction depth = 140 µ
d = depletion layer width @ 1250 V = 92 u
a = grade constant of the p+ layer = 1.29 x 10 17 atoms/cm3
The positive bevel structure has been proven superior to planar and
negative bevel structures. In a planar junction structure, premature
breakdown can occur at the surface, leading to a concentration of current at
I	 .^
ti
I
7
the edgO and reducing the surge current capability of the device. Beveled
structures exhibit considerably reduced surface fields as compared to bulk
fields, resulting in uniform %dulk breakdown.
The positive bevel angle forms a structure of decreasing cross-
sectional area going from the heavily doped P+ anode to the lightly doped
N intrinsic region. As a first order approximation, the surface field of a
positive bevel junction is reduced by a factor of sin 0; therefore, as the
bevel angle is reduced, so is the peak electric field as it shifts into the
lightly-doped region. The breakdown voltage of a positive bevel junction
approaches the true bulk breakdown of a device. Using the previously
established physical parameters, the maximum field, Em, and the bulk break-
down vo l tage, VB , are calculated.
Maximum field:
Em =	
4 x 105	
V/cm
1-1/3 log10
10
N5 = 1. 5 x 1014 atoms/cm3
Em = 2.49 x 105 V/cm
Breakdown voltage for a graded junction:
I
4Em3/2
	2es	 ^1Vg = - 
L3	 ( q	
(a
)
8
xi
Ill
(21
es (semiconductor permittivity) = 1.06 x 10 -12 F/cm
es = Keo
K (dielectric constant of Si)	 12
co (,permittivity of space) = 8.85 x 10 14 'P/cm
F = 1 cou4lomb/V
4
4
where
t
R
T
..
t
therefore
ES = 1.06 x 10 -12 coulombs/V cm
a (grade constant of P+ layer) = 1.29 x 1017 atoms/cm4
q (electron charge) = 1.6 x 10- 19
 coulomb
Vg = 1689 V
This analysis assumes that the breakdown voltage is not limited by
intrinsic region thickness. To minimize forward voltage drop, it is
important to optimize the intrinsic region thickness. This was done, using
the experience gained during the work on NASA Contract NAS3-22539. For a
more detailed discussion of voltage design considerations, refer to Section
3.2 of the final report for the above mentioned contract, Report Number
CR-165411 (June 1981).
3.3 Reverse Recovery Time
Investigation of previous discussions and specifications of reverse
recovery time has revealed that an error was made and propagated. In the
proposal for this contract, RFP3-435433, an equation for trr as a function
of recovery charge and current fall rate is derived:
2 dIpQR ° ''trr (dt )
9
(
i
i
6
t^
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This equation is incorrect.	 The error was made as follows:
The equation
trr
QR = f	 I(t)dt0
is basically correct.	 Because trr is JEDEC defined as the time to recover
i
to 10 percent of the maximum reverse current, the true equation is:
t
QR =	 f I(t)dt, where t = time to recover to static
o	 reverse leakage current
Because I(t) = 0.1 IRM (REC) and falling at t = trr, errors introduced by
assuming the first equation are typically only a few percent.
	 The author(s) i
of the above referenced proposal next assumed:
i
I (t) = 
C
d
I
	 t
This was then integrated to yield:
Y
trr
dIF	 i	 2	
dTF
QR ' J	 t dt - k-trr
	
1
fi
o	 dt	 dt J r _j
The error is that .T(t) = 	 t	 only to time tl (See Figure 3)	 because
dtF)
dIF
"IIt is fixed by the test circuit, assuming T(t) = (LF	 t implies that^dt dt ;I
(I(t)I is a linearly increasing function of time through t = trr. 	 For IR(t)
r	 .
to decrease from IgM (REC) to 0.1 IRM (REC), the JEDEC definition of trr,
it obviously must decrease at some time, a requirement that cannot be
r
l
satisfied by a linearly increasing function. 	 The problem can be illustrated
l^
F
by considering a typical reverse recovery wave form as shown in Figure 3. P
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Because di is fixed by the test circuit until. the peak reverse recovery
dx^current is reached (t = tl), I = dt t is true until t tl. It is only
after t = tl that the recovery characteristics of the device are measured.
Before this, the waveform is fixed by the test circuit. The assumption that
x(t) = (IIdIF t for all times (as was done) is equivalent to assuming
instantaneous recovery at t = tlr or trr = t1•
Because of this miatake, trr on the statement of work for this contract
(NAS3-23280) was specified as 200 nanoseconds. Given the fall rate dI/dt =
50A/us, and peak reverse recovery current I RM (REC) = 10 amperes,
10 A --
	 200 nanoseconds
50 A/Us
This is the time to reach the peak reverse recover: current and is fixed
by the test circuit (t1, on Figure 1). The true reverse recovery time must
be larger than the 200 ns because the time from tl to t2 must be added to
the 200 ns determined by the circuit.
Correct equations describing the reverse recovery time involve solving
the time-dependent diffusion equations describing the minority carrier
distributions. These have been solved for a test circuit simpler than the
JEDEC circuit (3,4]. The resulting transcendental equations for the simpler
circuit are soluble only by numerical analysis (computer). Derivation and
analysis of the corresponding equations for the JEDEC circuit is beyond the
of this work.
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One of the goals of this contract was to minimize the reverse recovery
S
time while keeping the forward voltage drop below a maximum value.
	 Exact i
equations were not needed to pursue this.
	 Initial work experimented with
1
electron radiation for minority carrier lifetime control, but gold diffusion
'r^ was later selected because it has the best trade-off between forward voltage
drop and reverse recovery time[53.
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Table I
Typical trr Values
Typical trr values for the lots used for the finial 50 unit shipment
are presented below. Conditions:
	
IV	 150 amperes, T	 25°C,
dT
dI	 M 50 A/us, JEDEC circuit.
i3OT NUMBER UNIT NUMBER	 trr (NANOSECONDS)
i
26-II 1 653
2 680
3 654
5 574
6 644 t
ii
27 4 658 i
6 648
9 700 '	 1
11 661
12 646
1
28 1 690
4 668
5 606
7 680 iI
8 633 t
.	 r
i 	 I
j{. e
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iWhen comparing these values to thoso achieved with the previous 50 ampere
diode (Contract NA53-22539), several factors should be kept in mind:
(1) Reverse recovery time is roughly proportional to 
^K 
(5, 61. L' far theIR
50 ampere diode was 5' r 10. ' for the 150 ampere diode is ;10 - 15.
R
Thus, if construction was similar, one would expect 50 percent 1aryor trr
for the 150 ampere part simply due to the test circuit current speci e-
J
fications.
(2) Current fall rate for the 50 ampere diode was 25 A/us, but for the 150
ampere diode is 50 A/his. As mentioned, t 1 for the 150 ampere part is
10 A/(50 A/us) = 200 ns. For the 50 ampere part, t l s 5 A/(25 A/us) z:
r	 200 ns also. The stored charge removed during time t l is the area
between the waveform and the X-Axis (Figure 3). for the 50 ampere diode,
a i'
this is x(200 ns) (5 A) = 5 x 10" 7 coulombs. For the 150 ampere diode,
^4.(200 ns) (10 A) = 10"5
 coulombs. The ratio of cathode areas for the
150 A/50 A devices is (.2500/.1345) 2
 = 3.45 times more area for the 150
ampere part. Stored charge is proportional to the device area, so
although the 150 ampere device has 3.45 times more area, only twice as
much charge is removed during time tl . This means time t2 will be longer
for the 150 ampere part because it will have proportionately more charge
left to remove during the recovery period from tl to t2. The effect of
fall rate on trr is not considered in the literature because of test
circuit differences, but our measurements have shown that the difference
in trr may be as much as a factor of 3 when comparing a 50 A/Ps rate to
a 25 A/us rate.
15
with diode diameter until very large diameters are reached [6]. 	 The
basic reason for this is that the diode sidewalls act as surface
recombination sites, reducing excess carrier lifetime.
	 If the device
thickness is kept constant, as is the case in our work, then as the
diameter is increased, proportionately less sidewall area is available
for recombination.	 Another way to look at this is that as the diameter
is increased, proportionately more charges are located far enough away
fro,'A the sidewalls that they are more likely to recombine in the bulk
than at the sidewall surface.
The overall effect of these factors was that the desired device
characteristics were not achievable by a simple scale-up of the previous
50 ampere part.	 Development of a gold diffusion process to replace
electron radiation as a lifetime control method delayed delivery of
the final units, but the device performance that resulted was much
closer to the desired characteristics.
. 
11
0.
(3) It has been shown in theory and by experiment that storage time increases
kr
	 3.4 Forward Voltage Drop
The forward voltage (VF) drop across a PIN diode is the sum of five
terms: the potential across the cathode intrinsic interface, Vo, the
potential across the anode intrinsic interface(the p-n junction), Vl, and
the drops through the cathode, intrinsic and anode regions, VN, Vi and Vp.
	 r3 Af
VF = Vo + Vl + VN + V!, + VP
16
n
The drops through the heavily doped cathode and anode, VN and VP, are
small relative to the other terms and may be neglected for this ostimatlon.
From reference (9), equations 8 and 11:
VO
-I-in (,7dN"/2N' o qD)	 (2)2 U	 0
and	 VI -L-	 in (a9V+N+2/2N4 qD)	 (3)0 0	 J20	 O
where	 0 q/KT = 38.6 volts-1
J current density ;4; 98.0 A/cm2
q the electron charge = 1.6 x 10 -19 coulomb
D the diffusion coefficient of charge carriers
0	 6.5 CM3/s
d =	 the cathode width	 15 micrometers
g =	 the anode width = 150 micrometers
P+0 =	 the anode thermal equilibrium carrier concentration
=	 1.5 x 10 19 carriers/cc
N0 the cathode thermal equilibrium carrier concentration
=	 2.5 x 10 19 carriers/cc
Nio =	 the intrinsic carrier concentration
=	 1.5 x 1014 carriers/cc for 35 Q -cm silicon
The sum of	 (2) and (3) gives the total drop caused by the junctions.
Vj 3VP	 +	 gdp+ V1	 In	 (JN	 ('-N+O)"1/2Nioqr))	 (4)00
vj 0.703 volts for the given conditions
17
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The ohmic voltage drop through the intrinsic region is the integral of the
electric field in the region
w
Vi
 = jw B(x)dx	 U	 (	 dx	 (5)
o	 2Q 6j of	 N (x)
since the currant J w 2q U N 	 L (x)
where }i - the carrier mobility . 250 cm2/V,s.
Equation (5) gives Vi = 0.317 V.
Therefore, the forward voltage drop at 1$0 A is
VF = V j * Vi al. 02  V.	 (5)
This is less than the specified 1.5 volts at 150 A. This allows a
margin for increase due to the effects of gold diffusion. A disruss:on
of these effects follows in the next section.
3.5 Trade-Offs
Several of the electrical characteristics of this device are coupled..
Improvement of one characteristic unavoidably degrades another.
Po,ward voltage drop and the reverse blockinV voltage both depend on
the intrinsic layer thickness. Increasing the ,intrinsic layer thickness
will increase the reverse blocking voltage (to a point, when the breakdown
voltage is no longer depletion width limited), but also increases the
forward voltage. As *.mentioned in Section 3.2, intrinsic layer thickness
has been optimized to produce the minimum forward voltage drop achievable
while simultaneously satisfying the reverse blocking voltage requirement.
W.;r/
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Trade-offs that result in more serious electrical limitations exist
between forward voltage drop, reverse leakage current, and reverse
recovery time.
When gold is diffused Into the silicon lattice, two major effects take
place.	 The first is that by introducing recombination centers, carrier
lifetime is reduced.
	 This has a direct effect on the reverse recovery time
and on the reverse leakage current.
	 Details of these effects follow.
	 The
other effect is that of carrier removal, which increases the resistivity of
both the n and p -type regions (3).	 Forward voltage drop is proportional to
the resistivity, so it increases with increasing gold concentration.
To examine the trade -off between reve) .,se leakage current and reverse
recovery time, the following equations are reproduced from Peference [11:
!—P	
ni 2Reverse leakage
	 JR	 CW	 +	 qniW (r^quation	 (50)	 p.911
Tp	
ND	 Te
^Reverse recovery time
	 tl + t2 z	 TP 	 J:TA -quation	 (89A) ,p.1101
2	
r
The first term in the expression for i terse leakage is called the diffusion
term, the second 1 , s the generation component.	 In these expressions,
q = unit electronic charge
Dp = p-carrier diffusivity
T P = P-carrier lifetime
ni = intrins 4e carrier concentration
ND = donor concentration
W = depletion region width
19
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ze = effective lifetime (holes and electrons)
IF, - reverse current (fixed by test circuit)
IF w forward current (fixed by test circuit)
For ailicon at room temperature, the generation component of the reverse
leakage dominates [4]. Given this, it can be seen that a decrease in
carrier lifetime will result in a linear increase in reverse leakage
accompanied by a linear decrease in reverse recovery time.
As it was, the limitation imposed by the forward voltage drop turned
out to be more severe than that imposed by the reverse leakage specification.
Thus gold diffusion processing was targeted to produce units with forward
voltage drops close to the specification limit (1.5 V @ 150 A). Because
the gold-diffused devices have the best trade-off between forward voltage
drop and reverse recovery time of any lifetime control technology known [7],
these devices should represent the state-of-the-art in terms of recovery
time and forward drop for devices fabricated from silicon. A comparison of
forward voltage drop versus reverse recovery time for the various methods
of lifetime control is reproduced from the work [7].
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CO WAFER PROCESSING
The processes and major processing steps are outlined in Figure 4.
4.1 Diffusions and Oxidation
Spin-on liquid boron or a high temperature boron nitride planar source
is used for p+ deposition, followed by high temperature drive-in diffusion.
The n+ cathode layer is formed by liquid source phosphorus (POC13)
deposition and drive-in diffusions. The initial oxidation utilized a
pyrogenic oxidation system. All of these processes are in routine use at
Power Transistor Company.
4.2 Lap and Polish
The p+ layer is removed from one side of the wafer by mechanical 	 1
lapping, thereby exposing the original starting material. The required
intrinsic layer thickness is also established at this time. To provide
adequate surface finish for subsequent moat and cathode geometry formation,
the surface is chemically polished. (Figure 4, C).
8
4.3 Gold Diffusion
	 j
After lap and polish, the n +
 cathode layer described in 4.1 is
fabricated, (Figure 4, D). Oxide is then removed from the anode p+ layer,
and a thin (less than 100 angstroms) layer of gold is deposited on the
anode by electron beam ,,,racuum evaporation.
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The gold is diffused into the silicon in a high tem perature diffusion tube,
and any excess gold is removed with aqua regia.
4.4 Positive .Angle Bevel
The positive angle bevel is formed during the moat etch. Standard
photoresist masking and silicon etching techniques are used. The moat is
formed by etching through the n4 /n cathode region and soma distance into the
p+ anode layer (Figure 4, F). Since the angle of the bevel determines the
field at the junction, and therefore, the breakdown voltage of the device,
close control of the etch process is essential..
4.5 Glass Passivation
After the mesa formation, the junction is exposed to contamination in 	 ;I
subsequent processing steps. To prevent this as well as ensure future
reliability d!.ring the high current, high voltage temperature glass passiv-
ation is performed to seal the mesa junction.
1
The glass, suspended in a binder, is deposited in the freshly etched
-	 1
and cleaned moat. In a two-step operation, the bander is burned off and the	 j
glass fired at temperatures in excess of 700°C to fuse the glass to the walls 	 r .
r	 .
of the mesa (Figure 4, F).
Relative to the 50 ampere device, the 150 ampere device requires a
considerable increase in area, therefore, the junction periphery in the moat
is also increased. The relatively deep moat, coupled with the extended
length, required some adjustments to the glass process to prevent cracking.."',^
4
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4.6 Metallization
A metallization process that is compatible with glass-passivated
junctions and provides solderable contacts to cathode and anode was
developed under NASA Contract Number NAS3-22539 and reported in the final
report NASA CR-165411. The same process is used for this device.
The metallization consists of a trimetal system - aluminum, titanium
and nickel. A sintered aluminum layer established low resistance ohmic
contact to the silicon surfaces of anode and cathode. Nickel forms the
top layer of the trimetal system and provides solderable contact required
for solder reflow assembly. A thin layer of titanium is used as a barrier
to prevent nickel from diffusing through the aluminum during the metal
sintering step.
.1
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Anode and cathode three layer
metallization
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Figure 4 Process Sequence Outline
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5.0	 ENCAPSULATION
5,1	 Package
r.
The device is encapsulated in a JLDEC standard DO-8 assembly, Drawing
Number 50-0047, utilizing a soft solder reflow process and hermetically
sealed by a resistance welded, cap. 	 A ceramic to metal seal cap is used to
provide sufficient surface insulation between cathode and anode terminals.
The specifications of the assembly components are detailed in the
following drawings:
DO-8 stud - 50-0083
DO-8 cap - 50-0082
Solder-clad molt' tab 	 cathode	 50-0084-2
Soldez-clad-moly tab - anode	 50-0084-1
Internal lead - 50-0085-2
External lead	 50-0109s.
5.2	 Assembly
In a one-pass solder reflow process, the die is mounted on the nickel-
plated stud platform and the internal lead attached. 	 Solder-clad molybdenum
preforms form the metallurgical bond between the nicYel-plated assembly
components	 (Figure 5).
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Figure 5
Assembly Drawing 50-0096
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INPUT 	 NASA 15(-A ill[.H VOLTAGE DIODE
REFLOW FURNACE PROCESS
DATE
DIFF LOT N_____-_
PART •
OfiIQW '.L PAG7 IS
OF POOR QUALITY
1°ow^r I- r- do"asi •t
 or Co.
d.^ West Carson Street,
Torrance,California.90502.
42131 320-1110
ASSEMBLY LOT TRAVELER
V
LOT s__--___
PROCESS
--------------------------------------------------------------------------
QUANTITY	 IOPR:DAT[I	 PROCESS INSTRUCTIONS
PROCESS SPEC. NO.	 : IN	 : OUT	 1	 t	 AND CONTROL
------------------ •------t------.--- - --I--------------------------------
DIE MOUNT lFirtureai
:Dwp.	 No.	 50-0092{
:50-00931
• t	 150-0094
• I	 :Assembly parts$
:Dwg.	 Nu. 50-00631
f{ :50-Oryd4-1 b -21
:50-0085
REFLOW FURNACE i	 i	 :Profile$	 515/505/450/350
I	 :Gas	 41o.:	 60/80/6(
----------------- -
Belt speed$	 2c-/min
- -----;---`----•----_
	
^----------1
VISUAL INSPECT	 I
•--- --
I	 :Check for continuous
I
------------------ :------
I	 :solder	 /tllets
t------ ;---:----:--------------------------------
ELECTRICAL	 INSP. :Checks for shorts
:Dead shorts Uty .........
HIGH VOLT.	 COAT	 I lVisilon	 V-131
1
------------------ :------
!	 t	 :Use syringe
l------ i--- ,__-- I --------------------------------
VACUUM SAKE	 1 11=150aC1	 t=12hours Min.
I
------------------ t ------
:Vacuum >20in Hg
------t-° :°--:--------------------------------
2nd PASSIVATION :Dow Corning 3140 RTV
-----------•------- ------
CURE
1------: °-:---- --------------------------------
:Room temperature
:Overnight
------------------ ,------
BAKE
;------
,--- -----
	
---hours---------------
.T-IS--
-----------------_I ------
CAP	 i
;------t °- ____:--------------------- ------
	
-	 _--
i	 1	 :8 CFM N2i	 CAP DWG.	 No 	 50-0082
:$hour	 prior	 to capping	 i
------------------
------	 -----------------------------f
HEX CRIMP
t
------------------i------
:	 i	 ^	 •
I------I---:----f-------------------------------- 
Figure 5b Assembly Lut Traveler
ti
i
I 0.
The reflow process assembly is performed in a belt furnace. After
the assembly furnace pass, the glass passi.vated moat region of the die is
coated with Visilox high voltage junction coating number V-131. Prior to
capping, Dow Corning RTV 3140 is applied for additional, insulation and
protection against possible weld arcing during capping.
The assembly is completed into a hermetically sealed unit by resistance
welding the cap to the DO-8 stud. This operation is performed in a dry
nitrogen ambient, achieving inert conditions inside the encapsulation
cavity. Gross leak test is performed for 100 percent of the devices. A
braided external lead is crimped to the cap to provide convenient connection
to the cathode. An Assembly Lot Traveler is shown in Figure 5b.
5.3 Thermal Ratings
O'unction temperature is determined by the total power dissipation in
the device PT, the ambient or case temperature TC, and the thermal
resistance GjC from junction to case.
TJ = TC + O JC PT
The basic equation for the conduction of thermal energy is:
Q =	 AT = KA (Tl-T2)
where	 Q heat flow/unit of time
K = thermal conductivity constant, W/cm, °C
A = area of thermal path, cm2
L = length of thermal path, cm
Tl = temperature of heat source, °C
T2 = temperature of heat sink, °C
29
x.
t
(+ Y
rewritten
Tl-T21 = Tl-T2
L/IM
and	 0 = L
KA
The thermal spreading is taken into consideration by applying the following
equation for circular-geometry:
L
@circle =
K7r(r 2 + rL)
where	 r = radius of the circle
The equivalent thermal resistance diagram below shows the thermal conductive
path considered and the calculated theoretical values of each thermal
eo	
resistance element.
Tj - heat source
O S : die - 0.008*C/W
Osolder - 0.0060C/W
Omoly - 0.0120CIVI
1
Osolder - 0.007*C/W
ecu stud	 0.079OC/W
T2	 heat sink
30
This consideration is limited to a situation in which heat from the device
is removed by conduction to a heat sink only. The cooling of the device by
convection and radiation from the device enclosure above Che heat sink to
the air is negligible and therefore neglected in the calculations. The
resulting theoretical junction to case thermal resistance, OjC is 0.11°C/W.
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6.1 Test Plan
1. Expose all diodes to 3000 A nonropetitivo peak surge current.
2. Screen on Tektronix 576 curve tracer for:
a, IR = 100 M MAX. @ Boo V
b. Vp - 1,51 V MAX. 0 150 A
3. Serialize and trademark.
4. Read and record reverse recovery time at Tc - 1000C,
S. Read and record forward voltage at IF = 150 A.
G. Read and record DC blocking voltage at Tc - 25°C and Tc = 150°C.
7. Read and record maximum reverse current at rated VRRM and
Tc - 25°C and T. = ISOOC.
8. Select deliverable diodes that meet the "specifications".
9. Select samples and generate characteristic curves for:
a. Capacitance versus reverse voltage,
b. Forward voltage versus forward current.
c. Reverse current versus reverse voltage as a function
of temperature.
The required specification read and record data of the deliverable
diodes is tabulated in Table 11. The test equipment and procedures of the
tests are discussed in the following paragraphs.
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6. 2	 Nonrepetitive Peak Surge Current, IFSm
As a potentially destructive test IVSM has been performed to screen
all devices prior to serializing and performing any other tests.
	 All devices
were exposed to over 3000 A half-cycle to insure compliance with the 3000 A
requirement.
The major components of the 3000 A peak surge tester are:	 thumb-
wheel transformer selecting switch, diode and power transistor module
firing circuit, ten transformers with a high current secondary, a .01 n
current sensing resistor, and an oscilloscope 	 connected as shown In
Figure 6.
Transformer.
 Diode,	 Device
it	 3
li
Line Selecting
Transistor	 Transformer	 Test
Switch
Module	 Fixture
it
.01 9
Pulse	 Resistor
Circuit
oscilloscope
4
Figure 6
Test Circuit Block Diagram	 33
Ap
.	 .
scale: 1 mV = 1 A
Scale: 1 mV = ' A
Figure 7 Peak Surge Current Pulse
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The device under test is clamp-held in a s-fe ty test fixture, while a high
current pulse, triggered by the SOR firing circuit, is applied. The
amplitude of the current pulse is determined by observing the voltage: pulse
across the noninductive one mil.liohm resistor in series with the diode, as
displayed on the oscilloscope. see figure 7. The variae is adjusted for the
required pulse amplitude.
Following the high current surge test, a survivor screening test was
performed usirig a Tektronix 576 curve tracer. At room temperature the dioaes
were tested for:
TR = 100 pA MAX @ 800 V
and	 VF = 1.51 V MAX @ 150 A
Units that passed the series of tests were serialized for the subsequent
read and record tests.
6.3 Reverse Recovery Time, trr
The reverse recovery test was performed in a JEDEC type test circuit.
The current through the diode is reduced at a rate of 50 A/Its. When
the sign of the current through the diode changes, the zero reference line is
established. The measurement of the reverse recovery time is made from
that point (t 0 ) to its maximum negative value (t l ) and to the approximate
point where the reverse current has returned to 10 percent of its maximum
value, TRM (REC.).
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sThe diodes were stabilized at 100°C in an oven. Using the reverse
recovery test circuit, set at IFM = 150 A and dI/dt = 50 vs, the trr was
read on a custom fabricated digital readout trr tester and recorded for
each unit.
6.4 Forward Voltage, VFM
A Tektronix Model 576 curve tracer with a Model 176 pulsed high
current adapter was used to measure the forward voltage drop at IF = 150 A. 	
l
..	 A typical VFM characteristic trace is shown in Figure 8 , as displayed on
the Tektronix 576 curve tracer.	 F
6.5 DC Blocking Voltage, Vg
1
The blocking voltage at 25°C, 500 pA and at 150°C, 5 mA was read on
Tektronix 576 curve tracer.
6.6 Reverse Current, IR	f
	
Utilizing Tektronix 576 curve tracer in the Leakage Mode, the reverse 	
A
leakage current was recorded for VR = 800 V at Tc 25°C and for VR = 800 V	
i
and 1000 V at Tc = 100 °C
	
i
l
All high temperature characteristics were read and recorded with the
devices heated in an oven and stabilized at the required elevated
-^
	
temperature.	 t
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150 A
0	 1 V	 1.5 V
Scaie: 200 mV/Division	 Horizontal
20 A/Divison	 Vertical
Faint trace is hysteresis loop.
Figure 8 Forward Voltage Curve
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See Figure 24.
40
7.0 ELECTRICAL pERFORMANCE
7.1 Characteristic Curves
Five devices, Numbers 7, 8, 10, 13 and 18 were chosen as typical and
three characteristic curves were generated for each device: Forward
Voltage Drop Versus Forward Current (Figures 9-13), Reverse Leakage Current
Versus Reverse Voltages at Six Temperatures (Figures 14-18), and Capacitance
Versus Reverse Voltage (Figures 19-23). Average leakage current of the
five units versus temperature is plotted (Figure 24).
VF versus IF was plotted from 100 mA to 200 A using a Tektronix Model
576 curve tracer with a Tektronix Model 176 pulsed current adapter.
The leakage current versus reverse voltage curves were generated by
heating the diodes in an oven, stabilizing and then measuring the leakage
at 200, 490, 600, 800, 1000 and 1200 volts on a 576 curve tracer. The
electrical fixturing in the oven did not include heat sinks. Because of
this, onset of thermal runaway was observed when leakages above 15-30
milliamperes were generated. To prevent permanent device degradation,
leakage values at 125°C VR = 1000, 1200 V and 150°C VR > 200 V were not
measured. Thermal runaway should not result if the devices have proper
heat sinking. By plotting the average leakage current of the devices at i
800 volts against temperature on a semi-log graph, a straight line results. 	 i
This indicates the leakage increases exponentially with temperature...',_
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Capacitance was plotted against reverse voltage by using a Boonton
f
Model 72BD capacitance meter and a Hyland high voltage power supply. The
resulting curve is a straight line on logarithmic graph paper, The
f
G
capacitance plot was terminated at 300 volts due to the maximum limitations
fr
of the test equipment.
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Forward Voltage (Volts)
Figure 9 Device #28-7 Forward Characteristic Curve
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Figure 10 Device #28-8 Forward Characteristic Curve
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8.0 CONCLUSION
For Power Transistor Company, this contract: was a continuation of the
device design and process development work for high voltage, high current,
fast recovery rectifiers, initiated with the development of the 3.200 volt,
50 ampere diode under NASA Contract NAS3-22539. Although the approach to
the basic design of the 150 ampere device was a scaled-up version of the
50 ampere device, several major device design process modifications, adjust-
ments and improvements were implemented.
Assembly
The stranded and braided cable anode internal lead improves the current
carrying capability as well as provides sufficient flexibility during the
final capping and crimping operations.
Replacing solder preforms with solder-clad moly tabs reduced the number
of piece parts to be handled and resulted in more reliable solder reflow
contact.
Process
To achieve the required electrical characteristics, a gold diffusion
process was developed and replaced the electron irradiation as the means
for lifetime control in silicon. The following advantages have been gained
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by this process;
- improved trr versus VP trade-off
- more uniform switching characteristics
- more uniform reverse current characteristics
f.	 no lifetime annealing offeot during high temperature
assembly
in-house process control
reduced cost
Although the reverse leakage current levels have increased as the result
of gold diffusion, they are still well within the specified limits and are
stable.
;7
Areas of further device and process development have been identified
at PTC and the experience gained during this contract work promises to yield
significant improvements in the device performance.
The contract extension granted by NASA allowed PTC to pursue success-
fully the necessary process development for the completion of this contract.
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11.0	 APPENDIX
r
SYMBOL CH/RACTERISTICS WITH TEST CONDITIONS VALUE UNITS
VRRM Peak Repetitive Reverse Voltage, TJ - 15000 809 to 1000 Volts
VA OC Blocking Voltage, T J -	 15000 800 to 1000 Volts !
VRSM Peak Nbn-Repetitive Reverse Voltage, TJ	 1500C Z 1.25 VRRM Volts
a
IRRM Max.	 Reverse Current at Rated VRRM,
I F - 50A Forward Current 0.10 Mllliamps
TJ - 250C 7.5 Mililamps^
TJ - 15000
I F Average; Forward Current at TC -iDOoC 150 Amps 1
IFSM Non-Repetitive Peak Surge Current 3000 Amps
(1/2 cycle surge current at 60Hz under load) f
VFM Forward Voltage at Rated IF - 	 150A 1.5 Volts
TJ Operating Junction Temperature kange -65 to 200 0 
TSTG Storm; `temperature Range -65 to 200
oC t
RBJC Thermal	 Resistance Junction	 to Case D.5 oC/W 1
'fit i	 I
0 trr Reverse Recovery Time, T C - IOO°C F	 t
' IF - I.OA to Vp - 30 Vdc 50 nsec
I FM -	 15OA,	 dl/dt - 5OA/usee	 (JEDEC) 200 nsec
IRM(REC) Peak Reverse Recovery Current
I FM -	 150A,	 dl/dt - 5OA/nsec (JEDEC) 10 amps 1
1
i ••• ' •
i
1
11.1
	 Specifications for fast recovery, high voltage power diode -
Case temperature = 25 °C unless otherwise specified
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